

FIG. 1




FIG. 2




FIG. 3

TBL

		DC CONTROL SIGNAL IN1, IN2			
D5	D4	0, 0	0, 1	1, 0	1, 1
1	1	00 (0)	01 (1)	10 (2)	11 (3)
1	0	00 (0)	01 (1)	01 (1)	10 (2)
0	1	00 (0)	00 (0)	01 (1)	01 (1)
0	0	00 (0)	00 (0)	00 (0)	00 (0)

FIG. 4




FIG. 5





FIG. 6

TBL

		DC CONTROL SIGNAL IN1, IN2			
D5	D4	0, 0	0, 1	1, 0	1, 1
1	1	000 (0)	001 (1)	010 (2)	100 (4)
1	0	000 (0)	001 (1)	001 (1)	011 (3)
0	1	000 (0)	000 (0)	001 (1)	010 (2)
0	0	000 (0)	000 (0)	000 (0)	000 (0)

FIG. 7




FIG. 8




FIG. 9




FIG. 10




FIG. 11




FIG. 12




FIG. 13




FIG. 14




FIG. 15




FIG. 16





FIG. 17



30b




FIG. 19




FIG. 20




FIG. 21

Vin1 (Vin2)

30c

9c

Detailed description: This diagram shows a rectangular block labeled 30c. To its left is the text 'Vin1 (Vin2)'. Above the block is the label '30c' with a leader line. To the right of the block is the label '9c' with a leader line and an arrow pointing to the right side of the rectangle.




FIG. 22




FIG. 23




FIG. 24

T1 T2 T3 T4 T5 T6 T7 T8 T9 T10 T11 T12

EXTERNAL INPUT SIGNAL (CDSa)	0	0	1	1
SWITCH SW71	ON	OFF	ON	OFF
SWITCH SW11	OFF	OFF	OFF	OFF
SWITCH SW12	OFF	ON	OFF	ON
OPERATION AMPLIFIER 50	AZ/ SMP	AMP	AZ/ SMP	AMP
OPERATION AMPLIFIER 11	AMP	AZ/ SMP	AMP	AZ/ SMP
SUB-A/D CONVERTER 9a	AZ/ SMP	OP.	AZ/ SMP	OP.
SUB-D/A CONVERTER 10	OP.	INDEF.	OP.	INDEF.

D9~D6 OUTPUT

D5~D3 OUTPUT

D9~D6 OUTPUT

D5~D3 OUTPUT

D2~D0 OUTPUT

D2~D0 OUTPUT

*OP. = OPERATION
*INDEF. = INDEFINITE

FIG. 25

The diagram illustrates a 10-bit digital-to-analog converter (FIG. 25) and its output circuit (FIG. 26). The converter is divided into four stages (3, 4, 5, 6) by dashed lines. Each stage contains a SUB A/D (9), a SUB D/A (10), and a summing junction (14). The input signal V_{in} is applied to the first stage (3) via switch SW31. The output of the first stage is a 4-bit digital signal (D9~D6). The output of the second stage is a 2-bit digital signal (D5, D4). The output of the third stage is a 2-bit digital signal (D3, D2). The output of the fourth stage is a 2-bit digital signal (D1, D0). The output of the converter is a 10-bit digital signal (Dout). The output circuit (8) includes a MEMORY (15), a SUBTRACTOR (16), and a CORRECTION CIRCUIT (17). The output of the MEMORY (15) is fed into the SUBTRACTOR (16), which then feeds into the CORRECTION CIRCUIT (17). The output of the CORRECTION CIRCUIT (17) is the final output signal (Douta).






FIG. 26

(a)



(b)



(c)




FIG. 27




FIG. 28




FIG. 29




FIG. 30




FIG. 31




FIG. 32





FIG. 33

(a)



(b)




FIG. 34




FIG. 35 PRIOR ART




FIG. 36 PRIOR ART




FIG. 37 PRIOR ART




FIG. 38 PRIOR ART




FIG. 39 PRIOR ART




FIG. 40 PRIOR ART




FIG. 41 PRIOR ART




FIG. 42 PRIOR ART

